This shows you the differences between two versions of the page.

Link to this comparison view

Last revision Both sides next revision
en:netzer:spi-slave [2015/02/28 19:11]
svesch created
en:netzer:spi-slave [2015/02/28 19:23]
svesch [Physical connection] Added IO table
Line 20: Line 20:
 <​imgcaption waveforms|Waveforms>​{{ :​spi_slave_waveform.gif?​direct |spi_slave_waveform.gif}}</​imgcaption>​ <​imgcaption waveforms|Waveforms>​{{ :​spi_slave_waveform.gif?​direct |spi_slave_waveform.gif}}</​imgcaption>​
 +^ **Netzer pin** ^ **Direction** ^ **Description** ^ 
 +| SPI_CLK | Input | The master generates edges for data transmission here. One tranfer unit is eight edges and therefore eight bits. All clock polarities are supported by Netzer (settable via web interface). \\ **Important Note:** The selected idle state on this pin is checked by Netzer on startup to ensure synchronicity with SPI master. Netzer blocks as long as the pin level does not match the idle state! |
 +| SPI_MO | Output / Open | Netzer shifts out its data on SPI_CLK edges. |
 +| SPI_MI | Input | Master shifts out its data on SPI_CLK edges. |
 +| SPI_CS | Input | The master **MUST** select Netzer with a low chip select line. During the entire transmission the chip select must stay low. \\ Note: Releasing the chip select does not automatically reset the register interface (see below). A released chip select disables the internal SPI_MO driver. A pullup or pulldown resistor is needed therefore on this pin to prevent floating! |
 +| SPI_INT | Output | Netzer pulls this pin low, if internal states has changed. The master MUST check this line inbetween complete transmissions of eight bit. If the line is low the master MUST stop any pending register access immediately with a rising edge on IO1. The interrupt pin is released after a SPI master write to the interrupts flags register. |
 +| IO5 | Output | IO5 is used as handshake pin for increasing data throughput. The pin is low during master transmissions. On finished master transmissions the pin is driven high as soon as the Netzer internal SPI module has detected pending data. During the processing of the received byte the line stays high. If processing is finished and possible data is provided by the slave for shifting out the line returns to low. The master is not allowed to start a new transmission during the high state of IO5. |
 +| IO1 | Input | IO1 is used for controlling the register access. A falling edge on IO1 starts a new register access. Netzer awaits the very next byte from master after the edge as register address. A rising edge on the pin stops the register access. For easier connection the SPI_CS pin and IO5 can connected together. |

QR Code
QR Code The SPI slave protocol (generated for current page)